This project encompasses the entire ASIC design flow for a Programmable Interrupt Timer (PIT) using SAED90nm technology and Synopsys tools. It includes RTL design, synthesis, simulation, verification, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback